SPACE: An Accurate Layout-to-Circuit Extractor for High-Speed MOS and Bipolar Circuits

نویسنده

  • A. J. van Genderen
چکیده

In this paper, we describe the latest version of the layout-to-circuit extractor Space. Space can be used to accurately extract circuits, which is increasingly important for high-speed circuits. The program recognizes MOS devices as well as bipolar devices. It computes (Spice) simulation models for bipolar devices based on layout parameters like emitter area, emitter perimeter and base width. For fast and accurate resistance extraction, the program incorporates a finite-element method. The resistances are merged with capacitances to provide so-called ”weighted” lumped RC models that accurately reflect the transmissionbehavior of the interconnects. A boundary-element method can be used to compute accurate 3D capacitances in a time that is linear with the size of the circuit and with a memory complexity that is practically independent on the size of the circuit. Back-annotation information is provided via highlighting of extracted nets in a layout editor.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Accurate and efficient layout-to-circuit extraction for high-speed MOS and bipolar/BiCMOS integrated circuits

In this paper, we describe how we have exploited the advantages of various methods for device recognition and modeling in a layout-to-circuit extractor, called Space. Hence, we have obtained a program that, for different technologies, can quickly translate a large layout into an equivalent network. The network includes layout parasitics of the interconnects and can directly be simulated by vari...

متن کامل

Layout Extraction and Veri cation Methodology for CMOS I/O Circuits

This paper presents a layout extraction and veri cation methodology which targets reliability-driven I/O design for CMOS VLSI chip, speci cally to guard against electrostatic discharge (ESD) stress and latchup. We propose a new device extraction approach to identify devices commonly used in CMOS I/O circuits including MOS transistors, eld transistors, di usion and well resistors, diodes and sil...

متن کامل

Switched-Capacitor Dynamic Threshold PMOS (SC-DTPMOS) Transistor for High Speed Sub-threshold Applications

This work studies the effects of dynamic threshold design techniques on the speed and power of digital circuits. A new dynamic threshold transistor structure has been proposed to improve performances of digital circuits. The proposed switched-capacitor dynamic threshold PMOS (SC-DTPMOS) scheme employs a capacitor along with an NMOS switch in order to effectively reduce the threshold voltage of ...

متن کامل

Bipolar Device Modeling for VLSI Layout Verification

Today, layout verification for VLSI is a crucial part of IC design. However, for applicability, this must be both fast and accurate. Layout-to-circuit extractors can meet both these constraints. They quickly convert a layout into an equivalent network that accurately models that layout. Subsequently, circuit simulation and network comparison are convenient tools that enable accurate prediction ...

متن کامل

Modeling and extraction of interconnect capacitances for multilayer VLSI circuits

We report an accurate and practical method of estimating interconnect capacitances for a given circuit layout. The method extraction of the complete circuit level capacitances at each node in the circuit. The layout geometry is reduced into base elements that consist of different vertical profiles at each node in the layout. Accurate analytical models are developed for calculating capacitances ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1995